ABSTRACT
INTRODUCTION
For a given terrain to be traversed, it is computationally intensive to determine the fastest route between two points, and for defense or civilian emergency dispatching applications, computation time is critical. This paper reports the integration of a 24 x 25 random access array of digital processors which are programmed to model a given terrain and determine the fastest (lowest cost) path between any points on the terrain at very high speed (milliseconds for arrays up to 512 x 512). The primary purpose of this research chip is to demonstrate high speed path planning capability for tactical mobility analysis in battlefield scenarios. However such high speed automated path planning will find utility in a variety of settings such as autonomous vehicle navigation, intelligent vehicle highway systems, evacuation and rescue planning, and police and transportation dispatching.
Currently, the only tools available to assist in path planning are iiiplemented in software. These approaches can be slow, with best path determination typically requiring seconds to minutes for terrain sizes varying from 64 x 64 to 512 x 512 pixels.' Through the VLSI implementation of a fine grain parallel architecture, in which every terrain pixel is represented by a corresponding processor, the inherent parallelism of the problem can be exploited and extremely fast path determination can be realized. In such an architecture, the only processor communication required is between nearest neighbors so that processor communication overhead is virtually eliminated. This is in contrast to conventional parallel computers, where even with proper parallel decomposition of the problem, processor communication overhead is often a severe speed bottleneck. In this paper, the first parallel processor IC for route planning over complex terrain is reported.
ARRAY ARCHITECTURE AND OPERATION
The path planner architecture, shown schematically in In addition to the lack of available cost levels, another drawback of this approach is the uncontrolled cost nonuniformity associated with varying capacitor discharge times across the array. In the approach reported here, the all-digital implementation leads to perfect cost uniformity across the array.
In addition to finding the fastest paths from one origination pixel to all possible destinations, multiple starting pixels can be selected, with signal propagation emanating from each source and stopping at the boundary between signal wavefronts. This feature is useful in battlefield scenarios where an analyst can model the progress of different forces across the terrain. In addition, when any destination node is queried, the minimum path between it and the nearest source pixel is displayed, which provides valuable information for rescue operations.
Unit Cell
In order to implement signal propagation and path retracing in the array, each unit cell must perform two main functions: programmable delay and storage of the incoming direction. The former is implemented with a programmable counter and the latter with a set of static latches. A block diagram of the unit cell is shown in Fig. 3 
EXPERIMENTAL RESULTS
The path planner chip was interfaced to a laboratory PC computer through a wirewrap board and plug-in digital 6.5.4 A summary of the chip characteristics is given in Table 1 . 
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